Тема: Генерация последовательности проверяющих воздействий для цифровых радиоэлектронных устройств в рамках построения тестовых программ

1. Городецкий А. Снова о внутрисхемном тестировании ICT. Часть 1 //
Компоненты и технологии, 2011. No 7. С. 58–59.
2. Городецкий А. Снова о внутрисхемном тестировании ICT. Часть 2 //
Компоненты и технологии, 2011. No 8. С. 44–45.
3. Городецкий А. Снова о внутрисхемном тестировании ICT. Часть 3 //
Компоненты и технологии, 2011. No 9. С. 6–7.
4. Albee A. J. The evolution of ICT: PCB technologies, test philosophies, and
manufacturing business models are driving in-Circuit test evolution and
innovations // IPC APEX EXPO Conference and Exhibition 2013, 1. P. 381–401.
5. Holtzer M. In-circuit pin testing: An excellent potential source of value
creation // SMT Surface Mount Technology Magazine, 2015, 30 (6). P. 68–71.
6. Nelson R. Systems and software support PCB test // EE: Evaluation
Engineering, 2013, 52 (2). P. 14–17.
7. IEEE Std. 1149.1 – Standard Test Access Port and Boundary-Scan
Architecture. http://grouper.ieee.org/groups/1149/1.
8. Renbi A., Delsing J. Application of Contactless Testing to PCBs with BGAs
and Open Sockets // Journal of Electronic Testing: Theory and Applications,
2015, 31 (4). P. 339–347.
9. Renbi A., Delsing J. Contactless Testing of Circuit Interconnects // Journal of
Electronic Testing: Theory and Applications, 2015, 31 (3). P. 229–253.
10. Wang, R., Chakrabarty, K., Bhawmik, S. Interconnect testing and test-path
scheduling for interposer-based 2.5-D ICs // IEEE Transactions on Computer-
Aided Design of Integrated Circuits and Systems, 2015, 34 (1), art.
no. 6936331. P. 136–149.
11. Ren X., Tavares V.G., Blanton R. D. S. Detection of illegitimate access to
JTAG via statistical learning in chip // Proceedings – Design, Automation and
Test in Europe, 2015, art. no. 7092367. P. 109–114.
12. Nelson R. JTAG and embedded test complement ATE // EE: Evaluation
Engineering, 2014, 53 (3). P. 14–17.
13. Shashidhara H. B., Yellampalii S., Goudanavar V. Board level
JTAG/boundary scan test solution // Proceedings of International Conference
on Circuits, Communication, Control and Computing, 2014, art. no. 7057760. P. 73–76.
14. Yin X.H., Xu C.F. On a method of getting test data for boundary scan
interconnection test in multiple scan chains // Advanced Materials Research,
2014, 986–987. P. 1531–1535.
15. Peng K. B., Zhang J. T. Reconfigurable boundary scan tester using cellular-
automata register technology // Advanced Materials Research, 2014, 1006–
1007. P. 986–989.
...
Купить