Тема: Математические модели систем ФАПЧ

[1] Keng L. Wong Ian A. Young, Jeffrey K. Greason. A pll clock generator
with 5 to 110 mhz of lock range for microprocessors. IEEE Journal of
Solid-State Circuits, 27, 1992.
[2] Han van Nieuwenburg Aad Sempel. A fully-integrated hifi pll fmdemodulator. Digest of Technical Papers, 37, 1990.
[3] Dean Banerjee. PLL Perfomance, Simulation and design. 4 edition,
2006.
[4] Seledzhi S. Kuznetsov N., Leonov G. Phase locked loops design and
analysis. pages 114–118, 2008.
[5] Electronictutorials, 2014.
[6] Stephan R. Kurtz. Mixers as phase detectors. The Communications
Edge, Tech-note, 5, 1978.
[7] Daniel Abramovitch. Phaselocked loops: A control centric tutorial.
Proceedings of the American Control Conference, 2002.
[8] F.M. Gardner. Charge pump phase-lock loops. IEEE Transactions on
Communications, COM-28:1849–1858, 1980.
[9] F.M. Gardner. Phaselock Techniques. Wiley, 3 edition, 2005.
[10] Matlab documentation, 2017.
[11] William F. Egan. Frequency Synthesis by Phase Lock. 2 edition, 2000.
[12] Mark Van Paemel. Analysis of a charge-pump pll: A new model. IEEE
Transactions on Communications, 42(7):2490–2498, 1994.
[13] Marco Storace Angelo Brambilla, Daniele Linaro. Nonlinear
behavioural model of charge pump plls. International Journal of
Circuit Theory and Applications, 2012.
33[14] Zuoding Wang. An analysis of charge-pump phase-locked loops. IEEE
Transactions on Circuits and Systems—I: Regular Papers, 52, 2005.
[15] Peter Thurner Roberto Nonis Pierpaolo Palestri Luca Selmi
Luca Bizjak, Nicola Da Dalt. Comprehensive behavioral modeling of
conventional and dual-tuning plls. IEEE Transactions on Circuits and
Systems—I: Regular Papers, 55, 2008
Купить